




Off Button
PWRGD DOWN
CPU, VGA Thermal OVERT#

Daughter Board

Power On
SWITCH

Reset
Circuit

EC
KB3925


ICH9-M

GMCH
Cantiga

Penryn
CPU

CLK
Gen.

Power On Sequence




Z37V/A Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833 (PCI I/F)
41	CARDBUS R5C833 (1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 4
53	MINICARD (Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FIR
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1V0
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

INT PU*: PU or PD in special time




ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	Native	PMSYNC#	+3VS
GPIO 01	GPI	- EXT PU to +3VS	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	+5VS
GPIO 06	GPI	WLBT_SW# EXT PU	+3VS
GPIO 07	GPI	-	+3VS
GPIO 08	GPI	EXT_SMI# EXT PU	+3VSUS
GPIO 09	Native	WOL_EN EXT PD	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT PU	+3VSUS
GPIO 11	Native	SMBALERT# EXT PU	+3VSUS
GPIO 12	GPI	EXT_SCI# EXT PU	+3VSUS
GPIO 13	GPI	-	+3VSUS
GPIO 14	Native	AC_PRESENT EXT PU	+3VSUS
GPIO 15	Native	STP_PC#	+3VSUS
GPIO 16	Native	PM_DPSRTPVR INT PU*	+3VS
GPIO 17	GPI	-	+3VS
GPIO 18	GPO	GPU_PWR_SB EXT PU NS	+3VS
GPIO 19	GPO	BT_LED EXT PU NS	+3VS
GPIO 20	GPO	GPU_RST_SB#EXT PU NS	+3VS
GPIO 21	GPO	WLAN_LED EXT PU NS	+3VS
GPIO 22	GPI	ODC# EXT PU	+3VS
GPIO 23	Native	LPC_LDRQ1# INT PU*	+3VS
GPIO 24	GPO	-	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	-	+3VSUS
GPIO 28	GPO	-	+3VSUS
GPIO 29	Native	USB_OC5# EXT PU	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7# EXT PU	+3VSUS
GPIO 32	GPO	PM_CLKRUN# EXT PU	+3VS
GPIO 33	GPO	- INT PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPO	WLAN_ON EXT PU NS	+3VS
GPIO 37	GPO	BT_ON EXT PU NS	+3VS
GPIO 38	GPI	-	+3VS
GPIO 39	GPO	CLK_PWRSERVE# EXT PU	+3VS
GPIO 40	Native	USB_CON_OC01#	+3VSUS
GPIO 41	Native	USB_CON_OC2#	+3VSUS
GPIO 42	Native	USB_OC3# EXT PU	+3VSUS
GPIO 43	Native	USB_OC4# EXT PU	+3VSUS
GPIO 44	Native	USB_OC8# EXT PU	+3VSUS
GPIO 45	Native	USB_OC9# EXT PU	+3VSUS
GPIO 46	Native	USB_OC10# EXT PU	+3VSUS
GPIO 47	Native	USB_OC11# EXT PU	+3VSUS
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	- INT PU* EXT PU to +3VS	+3VS
GPIO 50	Native	PCI_RQ0#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU* EXT PU to +3VS	+3VS
GPIO 52	Native	PCI_RQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU* EXT PU to +3VS	+3VS
GPIO 54	Native	PCI_RQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU*	+3VS
GPIO 56	GPI	- EXT PU	+3VSUS
GPIO 57	GPI	- EXT PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU*	+3VSUS
GPIO 59	Native	USB_CON_OC01#	+3VSUS
GPIO 60	Native	PM_LINKALERT#EXT PU	+3VSUS

[illegible][illegible]





FSB Freq. Strap				
FSC	FSB	FSA	CPU	
0	0	0	266	
0	0	1	133	
0	1	0	200	
0	1	1	166	
1	0	0	333	
1	0	1	100	
1	1	0	400	
1	1	1	200	

LCDCK_SEL	SEL_27M#	PIN14, 15		PIN17	PIN18
PIN 5 (IPU)	PIN 9 (IPU)	SRC-9		27FIX	27SS
0	0	SRC-9		27FIX	27SS
0	1	DOT96		DOT96SS	DOT96SS
1	0	DOT96		27FIX	27SS
1	1	DOT96		SRC-0	SRC-0




PEREQ1# for SATA, SRC-0, SRC-6 (LAN:PCIE6)
PEREQ2# for SRC-1, SRC-8(NC)
PEREQ3# for SRC-2, SRC-4(WLAN:PCIE4)
PEREQ4# for SRC-3, SRC-5, SRC-7(NEWCARD:PCIE5)







75# H_A#[35:3] <<< H_A#[35:3]
75# H_REQ#[4:0] <<< H_REQ#[4:0]
75# H_D#[63:0] <<< H_D#[63:0]






Cap 0.1uF within 100 mils from GMCH


BOM:
GM45:02G010020030
PM45:02G010022520
GL40:02G010023900
or 02G010017532





CLK_MCH_BCLK 74#
CLK_MCH_BCLK# 74#

5













Place Near the Open Door



VccSus1_05, VccSus1_5, & VccCL1_5 Internal VR
VccLAN1_05 & VccCL1_05 Internal VR
High = Enable (Default)
Low = Disable




ACZ_BCLK
ACZ_SYNC
ACZ_RST#
ACZ_SDOUT

HDD LED#




SATA RXN0
SATA RXP0
SATA TXN0
SATA TXP0

SATA RXN1
SATA RXP1
SATA TXN1
SATA TXP1




[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01 = Enter XOR Chain
10 = Normal Operation (Default)
11 = Set PCIe Port Config Bit 1

Flash Descriptor Security Override
High = Enable (Default)
Low = Overridden




BOM:
02G010015342


SB Heatsink Screwhole




Pass EA measurement












WLAN



NEWCARD




LAN



USB0	CON
USB1	CON
USB2	CON
USB3	N/A
USB4	N/A
USB5	FingerPrint
USB6	NewCard
USB7	Camera
USB8	BT
USB9	Cardreader
USB10	MC (WLAN)
USB11	N/A


To finger printer

SB Flash for ME



ICH9 Boot BIOS select

		GNT#0	CS#1	
LPC	11	1	1	(default)
PCI	10	1	0	
SPI	01	0	1	



R1.1

SPI_MOSI
iTPM
Enable
High = Enable
Low = Disable(Default)

P80VC1


**Title : SB-ICH9M(3)**

ASUSTeK COMPUTER INC. NB1**Engineer: SZ NB2**


SizeProject Name

A3**P80VC / A/ Q**RevR1.1




Date: Tuesday, December 16, 2008Sheet16 of 52




R1.1



R1.1





PCIEG_RXP[0..15] P10%
PCIEG_RXN[0..15] P10%
PCIEB_RXP[0..15] P10%
PCIEB_RXN[0..15] P10%

PCIEB_RXN15	GC4	1	2	0.1uF/10V	PCIEG_TXN15
PCIEB_RXP15	GC5	1	2	0.1uF/10V	PCIEG_TXP15
PCIEB_RXN14	GC6	1	2	0.1uF/10V	PCIEG_TXN14
PCIEB_RXP14	GC7	1	2	0.1uF/10V	PCIEG_TXP14
PCIEB_RXN13	GC8	1	2	0.1uF/10V	PCIEG_TXN13
PCIEB_RXP13	GC9	1	2	0.1uF/10V	PCIEG_TXP13
PCIEB_RXN12	GC10	1	2	0.1uF/10V	PCIEG_TXN12
PCIEB_RXP12	GC11	1	2	0.1uF/10V	PCIEG_TXP12
PCIEB_RXN11	GC12	1	2	0.1uF/10V	PCIEG_TXN11
PCIEB_RXP11	GC17	1	2	0.1uF/10V	PCIEG_TXP11
PCIEB_RXN10	GC18	1	2	0.1uF/10V	PCIEG_TXN10
PCIEB_RXP10	GC19	1	2	0.1uF/10V	PCIEG_TXP10
PCIEB_RXN9	GC20	1	2	0.1uF/10V	PCIEG_TXN9
PCIEB_RXP9	GC21	1	2	0.1uF/10V	PCIEG_TXP9
PCIEB_RXN8	GC22	1	2	0.1uF/10V	PCIEG_TXN8
PCIEB_RXP8	GC23	1	2	0.1uF/10V	PCIEG_TXP8
PCIEB_RXN7	GC24	1	2	0.1uF/10V	PCIEG_TXN7
PCIEB_RXP7	GC25	1	2	0.1uF/10V	PCIEG_TXP7
PCIEB_RXN6	GC26	1	2	0.1uF/10V	PCIEG_TXN6
PCIEB_RXP6	GC27	1	2	0.1uF/10V	PCIEG_TXP6
PCIEB_RXN5	GC28	1	2	0.1uF/10V	PCIEG_TXN5
PCIEB_RXP5	GC29	1	2	0.1uF/10V	PCIEG_TXP5
PCIEB_RXN4	GC30	1	2	0.1uF/10V	PCIEG_TXN4
PCIEB_RXP4	GC31	1	2	0.1uF/10V	PCIEG_TXP4
PCIEB_RXN3	GC32	1	2	0.1uF/10V	PCIEG_TXN3
PCIEB_RXP3	GC33	1	2	0.1uF/10V	PCIEG_TXP3
PCIEB_RXN2	GC34	1	2	0.1uF/10V	PCIEG_TXN2
PCIEB_RXP2	GC35	1	2	0.1uF/10V	PCIEG_TXP2
PCIEB_RXN1	GC42	1	2	0.1uF/10V	PCIEG_TXN1
PCIEB_RXP1	GC43	1	2	0.1uF/10V	PCIEG_TXP1
PCIEB_RXN0	GC44	1	2	0.1uF/10V	PCIEG_TXN0
PCIEB_RXP0	GC45	1	2	0.1uF/10V	PCIEG_TXP0

P8.15,29.31,36,37,42% BUF_PLT_RST#

P17% GPU_RST_SB#

P4% CLK_PCIE_GPU

P4% CLK_PCIE_GPU#

+3VS +3VSG 200mA

+1.8VS +1.8VSG

+0.9VS +0.9VS_VGA

+1.1VS_GPU
1.715A
Do Not Stuff
Use +1.05VS(+VCCP) for +1.1VS rail

BOM:02G190014113

PCIEG_RXP0	AE1	2	0.1uF/10V	PCIEG_TXN0
PCIEG_RXN0	AE2	2	0.1uF/10V	PCIEG_TXN0
PCIEG_RXP1	AE3	2	0.1uF/10V	PCIEG_TXN1
PCIEG_RXN1	AE4	2	0.1uF/10V	PCIEG_TXN1
PCIEG_RXP2	AE5	2	0.1uF/10V	PCIEG_TXN2
PCIEG_RXN2	AE6	2	0.1uF/10V	PCIEG_TXN2
PCIEG_RXP3	AE7	2	0.1uF/10V	PCIEG_TXN3
PCIEG_RXN3	AE8	2	0.1uF/10V	PCIEG_TXN3
PCIEG_RXP4	AE9	2	0.1uF/10V	PCIEG_TXN4
PCIEG_RXN4	AE10	2	0.1uF/10V	PCIEG_TXN4
PCIEG_RXP5	AE11	2	0.1uF/10V	PCIEG_TXN5
PCIEG_RXN5	AE12	2	0.1uF/10V	PCIEG_TXN5
PCIEG_RXP6	AE13	2	0.1uF/10V	PCIEG_TXN6
PCIEG_RXN6	AE14	2	0.1uF/10V	PCIEG_TXN6
PCIEG_RXP7	AE15	2	0.1uF/10V	PCIEG_TXN7
PCIEG_RXN7	AE16	2	0.1uF/10V	PCIEG_TXN7
PCIEG_RXP8	AE17	2	0.1uF/10V	PCIEG_TXN8
PCIEG_RXN8	AE18	2	0.1uF/10V	PCIEG_TXN8
PCIEG_RXP9	AE19	2	0.1uF/10V	PCIEG_TXN9
PCIEG_RXN9	AE20	2	0.1uF/10V	PCIEG_TXN9
PCIEG_RXP10	AE21	2	0.1uF/10V	PCIEG_TXN10
PCIEG_RXN10	AE22	2	0.1uF/10V	PCIEG_TXN10
PCIEG_RXP11	AE23	2	0.1uF/10V	PCIEG_TXN11
PCIEG_RXN11	AE24	2	0.1uF/10V	PCIEG_TXN11
PCIEG_RXP12	AE25	2	0.1uF/10V	PCIEG_TXN12
PCIEG_RXN12	AE26	2	0.1uF/10V	PCIEG_TXN12
PCIEG_RXP13	AE27	2	0.1uF/10V	PCIEG_TXN13
PCIEG_RXN13	AE28	2	0.1uF/10V	PCIEG_TXN13
PCIEG_RXP14	AE29	2	0.1uF/10V	PCIEG_TXN14
PCIEG_RXN14	AE30	2	0.1uF/10V	PCIEG_TXN14
PCIEG_RXP15	AE31	2	0.1uF/10V	PCIEG_TXN15
PCIEG_RXN15	AE32	2	0.1uF/10V	PCIEG_TXN15

PEX_IOVDD_01
PEX_IOVDD_02
PEX_IOVDD_03
PEX_IOVDD_04
PEX_IOVDD_05
PEX_IOVDD_06

PEX_IOVDDQ_01
PEX_IOVDDQ_02
PEX_IOVDDQ_03
PEX_IOVDDQ_04
PEX_IOVDDQ_05
PEX_IOVDDQ_06
PEX_IOVDDQ_07
PEX_IOVDDQ_08
PEX_IOVDDQ_09
PEX_IOVDDQ_10
PEX_IOVDDQ_11
PEX_IOVDDQ_12

VDD_01
VDD_02
VDD_03
VDD_04
VDD_05
VDD_06
VDD_07
VDD_08
VDD_09
VDD_10
VDD_11
VDD_12
VDD_13
VDD_14
VDD_15
VDD_16
VDD_17
VDD_18
VDD_19
VDD_20
VDD_21
VDD_22
VDD_23
VDD_24
VDD_25
VDD_26
VDD_27
VDD_28
VDD_29
VDD_30
VDD_31
VDD_32
VDD_33
VDD_34
VDD_35
VDD_36
VDD_37
VDD_38
VDD_39
VDD_40
VDD_41
VDD_42
VDD_43

VDD33_01
VDD33_02
VDD33_03
VDD33_04
VDD33_05
VDD33_06

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT_N
NC_09
PEX_TERM

PCI-E I/O Termination Calibration

1.6A
GC13 10uF/10V X7R 10% /PM
GC14 1uF/10V /PM
GC15 1uF/10V /PM
GC16 1uF/10V /PM

+VGA_CORE_VS
GC46 10uF/6.3V /PM
GC47 1uF/10V /PM
GC48 1uF/10V /PM
GC49 1uF/10V /PM
GC50 1uF/10V /PM
GC51 1uF/10V /PM
GC41 1uF/10V /PM

80mA
GC53 1uF/10V /PM
GC54 Do Not Stuff /X
GC56 1uF/10V /PM
GL1 10nH 10603 /PM

ASUS
ASUSTeK COMPUTER INC. NB1
Size Custom
Date: Tuesday, December 16, 2008
Project Name
P80VC / A / Q
Rev R1.1
Sheet 19 of 52



?21# FBAD[0..63]
?21# FBADQM[0..7]
?21# FBAWDSQ[0..7]
?21# FBARDQS[0..7]

GU1B		
2/13 FRAME_BUFFER		
FBAD0	D21	FBA_D0
FBAD1	C22	FBA_D1
FBAD2	B22	FBA_D2
FBAD3	A22	FBA_D3
FBAD4	C24	FBA_D4
FBAD5	B25	FBA_D5
FBAD6	A25	FBA_D6
FBAD7	A26	FBA_D7
FBAD8	D22	FBA_D8
FBAD9	E22	FBA_D9
FBAD10	E24	FBA_D10
FBAD11	D24	FBA_D11
FBAD12	D26	FBA_D12
FBAD13	D27	FBA_D13
FBAD14	C27	FBA_D14
FBAD15	B27	FBA_D15
FBAD16	D16	FBA_D16
FBAD17	E16	FBA_D17
FBAD18	D17	FBA_D18
FBAD19	F18	FBA_D19
FBAD20	D20	FBA_D20
FBAD21	F20	FBA_D21
FBAD22	E21	FBA_D22
FBAD23	F21	FBA_D23
FBAD24	C16	FBA_D24
FBAD25	B18	FBA_D25
FBAD26	C18	FBA_D26
FBAD27	D18	FBA_D27
FBAD28	C19	FBA_D28
FBAD29	C21	FBA_D29
FBAD30	B21	FBA_D30
FBAD31	A21	FBA_D31
FBAD32	P22	FBA_D32
FBAD33	P24	FBA_D33
FBAD34	R23	FBA_D34
FBAD35	R24	FBA_D35
FBAD36	T23	FBA_D36
FBAD37	U24	FBA_D37
FBAD38	V23	FBA_D38
FBAD39	V24	FBA_D39
FBAD40	N25	FBA_D40
FBAD41	N26	FBA_D41
FBAD42	R25	FBA_D42
FBAD43	R26	FBA_D43
FBAD44	T25	FBA_D44
FBAD45	T26	FBA_D45
FBAD46	V25	FBA_D46
FBAD47	V27	FBA_D47
FBAD48	V22	FBA_D48
FBAD49	W22	FBA_D49
FBAD50	W23	FBA_D50
FBAD51	W24	FBA_D51
FBAD52	AA22	FBA_D52
FBAD53	AB23	FBA_D53
FBAD54	AB24	FBA_D54
FBAD55	AC24	FBA_D55
FBAD56	W25	FBA_D56
FBAD57	W26	FBA_D57
FBAD58	W27	FBA_D58
FBAD59	AA25	FBA_D59
FBAD60	AB25	FBA_D60
FBAD61	AB26	FBA_D61
FBAD62	AD26	FBA_D62
FBAD63	AD27	FBA_D63




FBADQM0	D23	FBA_DQM0
FBADQM1	C26	FBA_DQM1
FBADQM2	D19	FBA_DQM2
FBADQM3	B19	FBA_DQM3
FBADQM4	T24	FBA_DQM4
FBADQM5	T26	FBA_DQM5
FBADQM6	AA23	FBA_DQM6
FBADQM7	AB27	FBA_DQM7

FBAWDSQ0	A24	FBA_DQS_WP0
FBAWDSQ1	C25	FBA_DQS_WP1
FBAWDSQ2	E19	FBA_DQS_WP2
FBAWDSQ3	A19	FBA_DQS_WP3
FBAWDSQ4	T22	FBA_DQS_WP4
FBAWDSQ5	T27	FBA_DQS_WP5
FBAWDSQ6	AA24	FBA_DQS_WP6
FBAWDSQ7	AA26	FBA_DQS_WP7


FBARDQS0	B24	FBA_DQS_RN0
FBARDQS1	D25	FBA_DQS_RN1
FBARDQS2	E18	FBA_DQS_RN2
FBARDQS3	A18	FBA_DQS_RN3
FBARDQS4	R22	FBA_DQS_RN4
FBARDQS5	R27	FBA_DQS_RN5
FBARDQS6	Y24	FBA_DQS_RN6
FBARDQS7	AA27	FBA_DQS_RN7




Mapping Mode A




VGA




LVDS





HDMI





Xtal



Other





ROM



ROM SI:
Sumsung K4N1G164QQ-HC25, 10k PD to gnd




GPIO


External thermal sensor




GPIO ASSIGNMENTS











GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD VID 0
6	OUT	N/A	NVVD VID 1
7	OUT	N/A	FBVDD VID 0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	Low	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL







		Title : <u>DDR2 TERMINATION</u>	
ASUSTeK COMPUTER INC. NB1		Engineer: <u>SZ_NB2</u>	
Size A3	Project Name P80VC / A/ Q		Rev R1.1
Date: <u>Tuesday, December 16, 2008</u>		Sheet <u>26</u> of <u>52</u>	




2008/12/4 : Pass EA measurement

P10% CRT_RED_GM	V2R1	2	1	00hm /GM	CRT_R
P10% CRT_GREEN_GM	V2R2	2	1	00hm /GM	CRT_G
P10% CRT_BLUE_GM	V2R3	2	1	00hm /GM	CRT_B
P10% CRT_HSYNC_GM	V2R4	2	1	00hm /GM	CRT_HSYNC
P10% CRT_VSYNC_GM	V2R5	2	1	00hm /GM	CRT_VSYNC



From GMCH

P22% RED_GPU	V2R8	2	1	00hm /PM	CRT_R
P22% GREEN_GPU	V2R9	2	1	00hm /PM	CRT_G
P22% BLUE_GPU	V2R10	2	1	00hm /PM	CRT_B
P22% CRT_HSYNC_GPU	V2R11	2	1	00hm /PM	CRT_HSYNC
P22% CRT_VSYNC_GPU	V2R12	2	1	00hm /PM	CRT_VSYNC

From GPU





+5VS_CRT_DDC



R1.1 change P/N

CRT Connector




Place ESD Diodes near CRT Connector

R1.1 /X

P80VC1

ASUS		Title : CRT conn	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	28	of 52







1






1

1




Remove LR11 if switching regulator is enabled.
Remove LR14 if external power 1.2V is used.










```
RTLAN DSM#: ICH9 GPIO10
GLAN DSMEN: ICH9 GPIO60
```




Bluetooth Connector






P80VC1




SATA HDD Connector



TPM Connector








I2C GPIO Controller



P80VC1


ASUS		Title : Debug&TPM&GPIO	
ASUSTek COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name		Rev
Custom	P80VC / A/ Q		R1.1
Date: Tuesday, December 16, 2008	Sheet	36	of 52







For EC Hardware Strap	For iAMT pin name
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100
101	101
102	102
103	103
104	104
105	105
106	106
107	107
108	108
109	109
110	110
111	111
112	112
113	113
114	114
115	115
116	116
117	117
118	118
119	119
120	120
121	121
122	122
123	123
124	124
125	125
126	126
127	127
128	128
129	129
130	130
131	131
132	132
133	133
134	134
135	135
136	136
137	137
138	138
139	139
140	140
141	141
142	142
143	143
144	144
145	145
146	146
147	147
148	148
149	149
150	150
151	151
152	152
153	153
154	154
155	155
156	156
157	157
158	158
159	159
160	160
161	161
162	162
163	163
164	164
165	165
166	166
167	167
168	168
169	169
170	170

I/O Base Address	AC_PRESENT
Note: It can be programmable by EC firmware	PM_S4_STATE#
	S4_STATE_ON
Share Memory	SLP_SLP_M#
Note: It can be programmable by EC firmware.	SUP_M_ON
	EC_WLM_PWR
	MP_PWRGD
PP Enable	AC_PRESENT
Note: Default Int. Pull-Low	LAN_WOL_EN
	+3VM_PG
	+15VM,+3VMCLK_PG
	SUSPWR_ACK


Keyboard Connector



12G182102402
R1.1




Place close to connector




12G17000004B

P80VC1




RESERVED
 PIN3: connect to Vs or NC
 PIN11: connect to GND or NC
 CS#: Tie to Vddio to enable I2C mode.



Debounced Circuits

R1.1


Close to Connector



P17% MUTE_SW#
P27,37% LID_SW#
P37% IKEY_SW#
P37% DISTP_SW#


R1.1

Close to IC



R1.1




Close to Connector





P37% PWR4G_SW#
P37% PWR_SW#
P17% PROJECTOR_SW#
P37% INSTANT_SW#

R1.1

Close to IC














12G061200341


P80VC1

		Title : other	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q		Rev R1.1
Date: Tuesday, December 16, 2008	Sheet	41 of 52	











P80VC1


ASUS		Title : EMI CAP	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size Custom	Project Name P80VC / A/ Q		Rev R1.1
Date: Tuesday, December 16, 2008		Sheet 45 of 52	



CPU HOLE





NB+GPU HOLE




P80VC1

		Title : Screw Hole	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	P80VC / A/ Q	Rev R1.1
Custom			
Date: Tuesday, December 16, 2008		Sheet	46 of 52








Power stage

- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.368A$
- 2. Ripple Current:**
 $I_{ripple} = 3A$
- 3. Dynamic:**
 $I_{peak} = 3.503A$
 $ESR/2 = 4.5m\Omega$
 $V = 14.18mV$
- 4. Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18m\Omega$
- 5. MOSFET Spec:**
 H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30$ ($T = 25$)
 $I_{peak} = 120$ (Pause < 10us)

Controller

- 1. Voltage & Current:**
 $+1.5V \& 3.5A$
- 2. Frequency:**
 $T_{on} = 3.85 \mu s \cdot R_t(on) / (V_{in} - 0.5) = 0.3\mu s$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHz$
- 3. OCP:**
 Set PR7504 = 14KOhm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- 4. Soft start time:**
 Soft-Star duration is 2ms



Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) \approx 1.65A$
- Ripple Current:**
 $I_{ripple} = 3A$
- Dynamic:**
 $I_{peak} = 22.44A$
 $ESR/2 = 9m\Omega$
 $V = 162mV$
- Inductor Spec:**
 $I_{sat} = 33A$
 $I_{dc} = 16A$
 $DCR = 3.8m\Omega$
- MOSFET Spec:**
H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30$ ($T = 25$)
 $I_{peak} = 120$ (Pause $< 10\mu s$)

Controller

- Voltage & Current:**
 $+1.05V \& 22.44A$
- Frequency:**
 $T_{on} = 3.85\mu s \cdot R_t(ON) / V_{in} - 0.3\mu s$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHz$
- OCP:**
Set $PR7504 = 14K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- Soft start time:**
Soft-Star duration is 2ms

1.05VM_SEL	+1.05VM
0	0.95
1	1.05

P80VC1

ASUS Title : Power_+VCCP





ASUSTek COMPUTER INC Engineer: Robin_chen


Size	Project Name	Rev
A2	P80	1.1

Date: Tuesday, December 16, 2008 Sheet 51 of 56

SUSB#_PWR POWER

SUSC#_PWR POWER





Power stage

- I/P Current:
 $I_{in} = V_o I_o / (0.75 \cdot V_{in}) \approx 2.3 \text{ A}$
- Ripple Current:
Ripple=3A
- Dynamic:
 $I_{peak} = 10.87 \text{ A}$
 $ESR/2 = 4.5 \text{ mOhm}$
 $V = 44 \text{ mV}$
- Inductor Spec:
 $I_{sat} = 22 \text{ A}$
 $I_{dc} = 11 \text{ A}$
 $DCR = 9 \text{ mOhm}$
- MOSFET Spec:
H-side and L-side MOSFET: RJK0355/RJK0353
 $R_{ds(on)} = 11.8/5.4 \text{ mOhm}$ ($V_{gs} = 10 \text{ V}$)
 $I_{cont} = 30/35 \text{ A}$ ($T = 25$)
 $I_{peak} = 120/140 \text{ A}$ (Pause < 10us)

Controller

- Voltage & Current:
+VGA: 0.94 & 10.08A
- Frequency:
 $T_{on} = 3.85 \mu s \cdot R_t(on) / (V_{in} - 0.5) = 0.3 \mu s$
Frequency = $V_{out} / (V_{in} \cdot T_{on}) = 250 \text{ KHz}$
- OCP:
Set PR7504 = 14KOhm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 24 \text{ A}$
- Soft start time:
Soft-Star duration is 2ms

GPU_VID_0	GPU_VID_1	Voltage
L	L	0.946V
H	L	1.00V
L	H	1.17V
H	H	X

P80VC1

ASUS® Title : Power_+VGA

ASUSTek COMPUTER INC Engineer: robin_chen

Size	Project Name	P80	Rev
A2			1.1

Date: Tuesday, December 16, 2008 Sheet 53 of 56

